(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 20 October 2005 (20.10.2005)

PCT

(10) International Publication Number WO 2005/099191 A1

(51) International Patent Classification⁷: H04L 12/56, 29/06

27/00

(21) International Application Number:

PCT/US2005/010379

(22) International Filing Date: 25 March 2005 (25.03.2005)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

10/814,096

30 March 2004 (30.03.2004) US


- (71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; (A Deleware Corporation), 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): CHEN, Inching [CN/US]; 12869 NW Lorraine Drive, Portland, OR 97229

(US). **TSAI, Vicki** [US/US]; 112 Hilary Avenue, Mountain View, CA 94040 (US).

- (74) Agents: STEFFEY, Charles, E. et al.; Schwegman, Lundberg, Woessner & Klut, P.A., P.O. Box 2938, Minneapolis, MN 55402 (US).
- (81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO,

[Continued on next page]

(54) Title: METHODS AND APPARATUS FOR RECONFIGURING PACKETS TO HAVE VARYING SIZES AND LATENCIES



(57) Abstract: In various embodiments, a processing element (PE) includes a data router adaptor (DRA) and one or more elements that produce function packets. When the DRA receives a function packet, it generates a set of associated router packets. Each of the associated router packets includes a segment of the function packet, and has a router packet data length that is less than or equal to the function packet length. In one embodiment, the router packet data lengths are included in a table, and can be re-configured to alter system performance parameters (e.g., bandwidth usage and/or latency). The DRA sends the set of associated router packets to a router for delivery through a packet-based network. A destination DRA receives the set of associated router packets, and generates a reassembled function packet from the set of associated router packets. The destination DRA sends the re-assembled function packet to a destination element.

WO 2005/099191 A1



SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

METHODS AND APPARATUS FOR RECONFIGURING PACKETS TO HAVE VARYING SIZES AND LATENCIES

TECHNICAL FIELD

5

The inventive subject matter pertains to methods and apparatus for reconfiguring packets, and more particularly, to methods and apparatus for reconfiguring function packets to create router packets with varying sizes and packet latencies.

BACKGROUND

10

15

20

25

In a packet-based, distributed processing system, processing blocks may perform various functions in parallel and/or in series. To communicate information from a source processing block to a destination processing block, the source processing block generates one or more packets, each of which includes a packet header and a data portion. The source processing block sends the packets to a router, which may then forward the packets to another router. Packet routing continues until the packets reach a destination router, which delivers the packets to the destination processing block.

In a typical distributed processing system, the router packet length is fixed (i.e., each router packet has the same length). This gives rise to a minimal latency, or delay, within the system. Packet transmission also can incur latency due to contention for limited resources (e.g., bandwidth and data buffer space). Because of the use of fixed-length packets, if a function executed by a source processing block produces an amount of information that exceeds the data capacity of a single packet, within a given time interval, multiple packets are generated and sent to communicate the information. Sending multiple packets implies more packet header overhead and greater use of the router bandwidth. If a function executed by a source processing block produces information at a relatively slow rate, then the processing block may be required to wait until it has enough information to form a packet. As a result, longer latency is introduced within the system.

BRIEF DESCRIPTION OF THE DRAWINGS

30

The appended claims point out different embodiments of the inventive subject matter with particularity. However, the detailed description presents a more complete understanding of the inventive subject matter when considered in connection with the figures, wherein like-reference numbers refer to similar items throughout the figures and:

1

Figure 1 is a simplified block diagram of a communication system, in accordance with an embodiment of the inventive subject matter;

Figure 2 is a simplified block diagram of a communication device, in accordance with an embodiment of the inventive subject matter;

Figure 3 is a simplified block diagram of a networked circuit, in accordance with an embodiment of the inventive subject matter;

5

10

15

20

25

30

Figure 4 is a simplified block diagram of a networked circuit, in accordance with another embodiment of the inventive subject matter;

Figure 5 is a simplified block diagram of a packet-switched processing element, in accordance with an embodiment of the inventive subject matter;

Figure 6 is a simplified block diagram of a data router adaptor, in accordance with an embodiment of the inventive subject matter;

Figure 7 is a flowchart of a procedure for generating a set of associated router packets, in accordance with an embodiment of the inventive subject matter;

Figure 8 is an example illustrating conversion of a function packet into a set of associated router packets, in accordance with an embodiment of the inventive subject matter;

Figure 9 is a flowchart of a procedure for generating a re-assembled function packet, in accordance with an embodiment of the inventive subject matter; and

Figure 10 is an example illustrating conversion of a set of associated router packets into a re-assembled function packet, in accordance with an embodiment of the inventive subject matter.

DETAILED DESCRIPTION

In the following description of various embodiments, reference is made to the accompanying drawings, which form a part hereof and show, by way of illustration, specific embodiments in which the inventive subject matter may be practiced. Various embodiments are described in sufficient detail to enable those skilled in the art to practice the inventive subject matter. It is to be understood that other embodiments may be utilized, and that process or mechanical changes may be made, without departing from the scope of the inventive subject matter. Such embodiments of the inventive subject matter may be referred to, individually and/or collectively, herein by the term "invention" merely for convenience and without intending to limit voluntarily the scope of this application to

any single invention or inventive concept if more than one is in fact disclosed. It will be recognized that the methods of various embodiments can be combined in practice, either concurrently or in succession. Various permutations and combinations will be readily apparent to those skilled in the art.

5

10

15

20

25

30

Embodiments of the invention can be implemented in several types of devices and packet-based, distributed processing systems. For example, but not by way of limitation, embodiments of the invention can be implemented in a wireless communication device, such as a wireless telephone or a wireless local area network (WLAN) device. Alternatively, embodiments of the invention can be implemented in wired communication devices and/or computing devices.

Embodiments of the invention can be implemented to communicate information between processing elements of a distributed system within a single device or among multiple devices. Examples of some of these embodiments will be described below. These examples are for illustration purposes and are not meant to limit application of the embodiments only to devices or components having the specific characteristics described in the examples. Instead, it would be obvious to one of skill in the art, based on the description herein, how to adapt the embodiments to apply to other types of devices and systems. For example, although described embodiments primarily involve distributed processing systems, embodiments of the invention also could be applied to packet-switched communications within a wired or wireless communication system.

Figure 1 is a simplified block diagram of a communication system 100, in accordance with an embodiment of the inventive subject matter. Embodiments of the invention can be implemented in devices within a system, such as communication system 100. Those of skill in the art will understand, based on the description herein, that embodiments of the invention also could be implemented in a variety of other types of wired or wireless communication and/or computation systems. The system illustrated in Figure 1 is given for the purpose of example and should not be construed as limiting the invention to implementation within any particular kind of system or system configuration.

Communication system 100 includes at least two wireless devices 102, 104, which communicate over wireless links 106 with a network 108. Links 106 can be half- or full-duplex links, in various embodiments. Network 108 includes one or more network routers, computing devices, access points, base stations, satellites, and/or a number of

other types of intermediate stations that facilitate communication between devices 102, 104.

Devices 102, 104 can be, for example, but not by way of limitation, cellular telephones, radios, computers, personal data assistants, pagers, global positioning system (GPS) devices, and/or any of a number of other types of devices that are capable of communicating over a network 108. In one particular embodiment, devices 102, 104 are computing devices that are capable of implementing a WLAN communications protocol, such as one or more versions of Industry of Electrical and Electronics Engineers (IEEE) 802.11 Standard protocols or another WLAN protocol. Devices 102, 104 produce and consume information. This information may be transmitted and received over an air interface via antennas 110, 112 and network 108.

5

10

15

20

25

30

Figure 2 is a simplified block diagram of a communication device 200, in accordance with an embodiment of the inventive subject matter. In the device 200 shown in Figure 2, embodiments of the invention may be implemented in conjunction with packet-switched communication that occurs within one or more elements within the device 200, in addition to possibly implementing embodiments of the invention in conjunction with packet-switched communication between the device 200 and a separate device (not shown).

Device 200 includes processing system 202, data storage 204, networked circuit 206, radio frequency (RF) interface 208, and antenna 210. Processing system 202 may include any of a number of types of computing modules, including but not limited to, microprocessors, microcontrollers, digital signal processors, application specific integrated circuits (ASICs), combinations thereof, or the like.

In one embodiment, processing system 202 receives or creates source information. The source information may be generated by the device 200, retrieved from data storage 204, or received from some other information producer (not illustrated). Source processing system 202 may pass the source information to networked circuit 206.

Data storage 204 represents articles that include a machine readable and/or writeable medium. For example, but not by way of limitation, data storage 204 may include any one or more of the following: hard disks, floppy disks, random access memories (RAMs), dynamic RAMs (DRAMs), static RAMs (SRAMs), read-only memories (ROMs), flash memories, compact disk ROMs (CDROMs), or any other types

of articles that include a medium readable and writeable by a machine such as processing system 202.

Networked circuit 206 may include one or more routers (described in more detail in conjunction with Figures 3-5), and one or more processing elements (PEs) and/or input/output (I/O) nodes (described in more detail in conjunction with Figures 3-5). In various embodiments, networked circuit 206 implements packet-based communications between the various PEs and/or I/O nodes.

5

10

15

20

25

30

The PEs and/or I/O nodes may receive, consume, and/or modify source information received from processing system 202. Each PE and/or I/O node may include one or more functions. These functions may perform any of a number of data-related tasks, including generating, manipulating, and/or moving data. In addition, these functions may produce packets, referred to herein as "function packets."

Additionally, in various embodiments, networked circuit 206 includes one or more routers (described in more detail in conjunction with Figures 3 and 4), which receive router packets from the one or more PEs and/or I/O nodes and route the router packets between themselves and then to the destination PEs or I/O nodes. Furthermore, in various embodiments, networked circuit 206 includes one or more data router adaptors (DRAs) (described in more detail in conjunction with Figures 5 and 6), which generate sets of associated router packets from one or more function packets supplied by one or more functions associated with the PEs or I/O nodes. In various embodiments, the router packet data length is less than or equal to the function packet length. In addition, in various embodiments, a DRA may be capable of receiving a set of associated router packets, generating a re-assembled function packet, and providing the re-assembled function packet to a destination function associated with a PE or an I/O node.

In various embodiments, the router packet length is configurable on a function-by-function basis. In other words, a DRA may produce router packets having a first length for a first function, and may produce router packets having a second, different length for a second function. Variable-sized packets enable packet latency (or delay) to be improved, particularly for functions that produce a result at a relatively slow rate. In such cases, the router packet length can be configured to be relatively short, enabling a router packet to be formed and sent without having to acquire enough data to fill a larger, fixed-length router packet. In addition, variable-sized packets enable router bandwidth to be more efficiently used, particularly for functions that produce a result at a relatively fast rate. In such cases,

the router packet length can be relatively long, enabling more data to be sent in one packet, thereby reducing the packet overhead introduced by the router packet headers.

In one embodiment, networked circuit 206 implements at least a portion of a communication protocol, which may include performing functions such as data encoding/decoding, data modulation/demodulation, data encryption/decryption, and the like. For example, in some embodiments, networked circuit 206 may implement a protocol for a WLAN interface, cellular phone interface, GPS interface, or the like. In some embodiments, networked circuit 206 may implement multiple protocols simultaneously.

5

10

15

20

25

30

Networked circuit 206 may have many uses. For example, networked circuit 206 may be configured to instantiate particular physical layer (PHY) implementations in communications systems, or to instantiate particular media access control layer (MAC) implementations in communications systems. Alternatively or in addition, networked circuit 206 may perform other data processing functions as well, in various embodiments, including functions associated with image processing, video processing, sound/voice processing, data processing, and the like.

In some embodiments, multiple configurations for networked circuit 206 may exist, and processing system 202 or some other control element may change a configuration of networked circuit 206 by performing a reconfiguration or reprogramming process of networked circuit 206. Changing from one configuration to another may, for example, allow router packet lengths to be adjusted, as will be described in more detail later, and/or may allow a communications system to switch quickly from one PHY to another, one MAC to another, or between any combination of multiple configurations.

In some embodiments, networked circuit 206 is part of an integrated circuit. In some of these embodiments, networked circuit 206 is included on an integrated circuit die that includes circuitry other than networked circuit 206. For example, networked circuit 206 may be included on an integrated circuit die with a processor, memory, or any other suitable circuit. In some embodiments, networked circuit 206 coexists with RF circuits on the same integrated circuit die to increase the level of integration of a communications device. Furthermore, in some embodiments, networked circuit 206 spans multiple integrated circuit dies.

RF interface 208 prepares information received from networked circuit 206 for transmission over the air interface, and/or RF interface 208 prepares information received

from antenna 210 for consideration by networked circuit 206 and/or processing system 202. RF interface 208 may include, for example but not by way of limitation, filters, analog-to-digital (AtoD) and/or digital-to-analog (DtoA) converters, buffers, and various other elements. In various embodiments, RF interface 208 may operate at appropriate frequencies for the protocol implemented by device 200. In some embodiments, RF interface 208 is omitted (e.g., for a device that does not communicate over a wireless interface).

5

10

15

20

25

30

Device 200 includes at least one antenna 210, in one embodiment. Antenna 210 may include a directional antenna and/or omni-directional antenna. For example, but not by way of limitation, in some embodiments, antenna 210 may include an omni-directional antenna, such as a dipole antenna or quarter-wave antenna. Also for example, in some embodiments, antenna 210 may include a directional antenna, such as a parabolic dish antenna or Yagi antenna. In some embodiments, antenna 210 is omitted. In some embodiments, RF signals transmitted or received by antenna 210 may correspond to voice signals, data signals, or any combination thereof. When an infrared specification is implemented, a light-emitting diode (LED) (not shown) or other optical transmission device may be used instead of the antenna 210.

Embodiments of the invention can be used in a system or network that includes distinct source devices, routers, and destination devices. Alternatively or in addition, embodiments of the invention can be used within a networked circuit of a single device, where the processing circuit includes various PEs and/or I/O nodes and routers. Although the remainder of the description discusses embodiments of the invention in terms of a networked circuit, it would be obvious to one of skill in the art, based on the description herein, how the disclosed embodiments could be modified to apply the inventive subject matter to a system or network with distinct source devices, routers, and destination devices. Therefore, the remainder of the detailed description is not meant to limit the scope of the inventive subject matter to networked circuits.

Figures 3 and 4 illustrate two examples of networked circuits within which embodiments of the invention can be implemented. The examples illustrated in Figures 3 and 4 are not meant to limit the scope of the inventive subject matter to these example networked circuits. Instead, as would be obvious to one of skill in the art, based on the description herein, embodiments of the invention could be used in any of a number of networked circuits having different configurations from those shown.

Figure 3 is a simplified block diagram of a networked circuit 300, in accordance with an embodiment of the inventive subject matter. Networked circuit 300 includes a plurality of interconnected routers ("R") 302, 304, 306, and a plurality of PEs 310, 312 and/or I/O nodes 314. For ease of description, PEs 310, 312 and I/O nodes 314 are referred to generically as packet-based communication (PBC) elements, as they use a packet-based communications protocol to communicate with each other.

5

10

15

20

25

30

In some embodiments, each router 302, 304, 306 is coupled to a single PBC element 310, 312, 314. For example, as shown in Figure 3, PBC element 310 is coupled to router 302, and PBC element 312 is coupled to router 304. In other embodiments, each router is coupled to more than one PBC element.

In one embodiment, the routers are connected together in series. For example, as shown in Figure 3, routers 302 and 304 are coupled together directly by interconnect 320. Conversely, routers 302 and 306 are coupled together through router 304 and any other intermediate routers (not illustrated). Other direct interconnections (not illustrated) could exist between the various routers, in other embodiments.

In some embodiments of the present invention, networked circuit 300 may include various types of "data processing" PBC elements 310, 312 having a variety of different architectures for processing data. In addition, networked circuit 300 also may include various types of "I/O" PBC elements 314, which perform I/O functions, and accordingly may be used by networked circuit 300 to communicate with other circuits, as indicated by connection 316, which enables information to be input to and/or output from circuit 300. For example, I/O PBC element 314 may be used to communicate with a host processor or an analog front end such as an RF receiver or transmitter. Any number of data processing PBC elements 310, 312 and/or I/O PBC elements 314 may be included in networked circuit 300, and their architectures may vary widely. Furthermore, a particular PBC element may include both data processing and I/O interface capabilities.

In some embodiments, a PBC element may be capable of performing multiple functions. At least some of the functions produce function packets. Each of the multiple functions may utilize different types or sizes of function packets.

In various embodiments, at least some of the PBC elements convert the function packets, received from the functions, into "router packets," which the PBC elements send to the routers. In various embodiments, routers 302, 304, 306 communicate with each other and with PBC elements 310, 312, 314 using the router packets. For example, if PBC

element 310 has information to be sent to PBC element 312, it may send one or more router packets to source router 302, which routes the packet to destination router 304 for delivery to PBC element 312. One or more intermediate routers may (or may not) exist between a source router and a destination router. Router packets may be of any size.

5

10

15

20

25

30

Figure 3 illustrates a one-dimensional circuit, which includes a single row of router/PBC element pairs. Although three router/PBC element pairs are illustrated, more or fewer pairs could be included in other embodiments, as indicated by the ellipsis. In other embodiments, a networked circuit could include a multi-dimensional circuit (e.g., two-dimensional, three-dimensional, and up), which includes interconnected rows and columns of router/PBC element pairs. For example, but not by way of limitation, Figure 4 illustrates a two-dimensional circuit.

Figure 4 is a simplified block diagram of a networked circuit 400, in accordance with another embodiment of the inventive subject matter. Networked circuit 400 includes a plurality of interconnected routers 402, 404, 406, 408, and a plurality of PEs 410, 412, 416 and/or I/O nodes 414. For ease of description, PEs 410, 412, 416 and I/O nodes 414 are referred to generically as PBC elements, as they were in conjunction with Figure 3.

In some embodiments, each router 402, 404, 406, 408 is coupled to a single PBC element 410, 412, 414, 416. For example, as shown in Figure 4, PBC element 410 is coupled to router 402, and PBC element 412 is coupled to router 404. In other embodiments, each router is coupled to more than one PBC element.

In one embodiment, the routers are coupled together in a toroidal arrangement. For example, as shown in Figure 4, routers 402 and 408 are coupled together through routers 404, 406, and any other intermediate routers (not illustrated). Routers 402 and 408 are also coupled together directly by interconnect 422 (shown at left of router 402 and at right of router 408).

The various routers (and PBC elements) in networked circuit 400 are arranged in rows and columns with nearest-neighbor interconnects, forming a toroidal interconnect. Other direct interconnections (not illustrated) could exist between the various routers, in other embodiments.

In some embodiments of the present invention, networked circuit 400 may include various types of data processing PBC elements 410, 412, 416 having a variety of different architectures for processing data. In addition, networked circuit 400 also may include various types of I/O PBC elements 414, which perform I/O functions, and accordingly

may be used by networked circuit 400 to communicate with other circuits, as indicated by connection 424, which enables information to be input to or output from circuit 400. For example, I/O PBC element 414 may be used to communicate with a host processor or an analog front end such as an RF receiver or transmitter. Any number of data processing PBC elements 410, 412, 416 and/or I/O PBC elements 414 may be included in networked circuit 400, and their architectures may vary widely. Furthermore, a particular PBC element may include both data processing and I/O interface capabilities.

5

10

15

20

25

30

In some embodiments, a PBC element may be capable of performing multiple functions. At least some of the functions produce function packets. Each of the multiple functions may utilize different types or sizes of function packets.

In various embodiments, at least some of the PBC elements convert the functions packets, received from the functions, into router packets, which the PBC elements send to the routers. In various embodiments, routers 402, 404, 406, 408 communicate with each other and with PBC elements 410, 412, 414, 416 using the router packets. Router packets may be of any size.

Figure 4 illustrates a two-dimensional circuit, which includes three rows and four columns of router/PBC element pairs. More or fewer rows and/or columns of router/PBC element pairs could be included in other embodiments, as indicated by the ellipses.

Figure 5 is a simplified block diagram of a PBC element 500, in accordance with an embodiment of the inventive subject matter. PBC element 500 includes at least one data router adaptor (DRA) 502. In addition, PBC element 500 includes at least one accelerator 504 and/or at least one I/O interface 506. Although one accelerator 504 is shown, more accelerators could be included, or an accelerator could be excluded as long as PBC element 500 includes at least one I/O interface 506. Similarly, although one I/O interface 506 is shown, more I/O interfaces could be included, or an I/O interface could be excluded as long as PBC element 500 includes at least one accelerator 504.

In one embodiment, DRA 502 includes hardware, firmware, and/or software that enable DRA 502 to receive a function packet from a source function executed on accelerator 504 and/or I/O interface 506, to convert the function packets into a set of associated router packets, and to send the associated set to a router (not illustrated) over link 510. In addition, in one embodiment, DRA 502 includes hardware, firmware, and/or software that enable DRA 502 to receive, over link 512, an associated set of router packets from a router (not illustrated), to convert the associated set into a re-assembled function

packet, and to send the re-assembled function packet to an accelerator 504 or I/O interface 506, which implements a function that uses the data within the re-assembled function packet (i.e., a destination function). A more detailed embodiment of DRA 502 is described later in conjunction with Figure 6.

5

10

15

20

25

30

Accelerator 504 includes hardware, firmware, and/or software that enable accelerator 504 to perform data processing functions. Accelerator 504 can have any of a variety of different architectures. In addition, an accelerator 504 can perform a single function or can perform multiple functions sequentially or in parallel. For example, but not by way of limitation, one or more accelerators 504 may include a programmable logic array that may be configured to perform a particular logic function, while one or more other accelerators may include a processor core that may be programmed with machine instructions. As further examples, using one or more accelerators 504, a PBC element 500 may perform any one or more functions from a group of functions that include data filtering, data encoding and/or decoding, data modulation and/or demodulation, data encryption and/or decryption, and the like.

I/O interface 506 may be used to communicate with other circuits. For example, I/O interface 506 may be used to communicate with a host processor or an analog front end, such as an RF receiver or transmitter.

Accelerators 504 and/or I/O interfaces 506 may be configurable or programmable, and may have differing levels of configurability or programmability based on their underlying architectures. In alternate embodiments, some or all accelerators 504 and/or I/O interfaces 506 may not be configurable or programmable.

In some embodiments, a PBC element 500 may be capable of performing multiple data processing and/or I/O functions. In various embodiments, PBC element 500 may be capable of performing multiple functions sequentially or in parallel. Each of the multiple functions may communicate separately with other functions on the same PBC element 500, or on other PBC elements (not illustrated). At least some of the functions produce function packets and/or consume re-assembled function packets, in accordance with various embodiments. Each of the multiple functions may produce, transfer, or otherwise utilize different types or sizes of function packets.

Figure 6 is a simplified block diagram of a DRA 600, in accordance with an embodiment of the inventive subject matter. In one embodiment, DRA 600 includes a first data buffer 604, a header information storage element 606, a header parser and

generator module 608, a router packet formation module 610, a header removal module 622, and a second data buffer 624.

DRA 600 receives a function packet via PBC element interface 602, which is capable of receiving packets from one or more PBC elements (e.g., accelerators 504 and/or I/O interfaces 506, Figure 5). A received function packet's data are temporarily stored in data buffer 604, in one embodiment. Data buffer 604 can be, for example, a first-in, first-out (FIFO) buffer.

5

10

15

20

25

30

The function packet header is received and parsed by header parser and generator module 608. In one embodiment, header parser and generator module 608 stores the header and/or information included within the header in header information storage element 606. For example, header parser and generator module 608 may extract and store the function packet length, the router packet length, and/or other information from each function packet header. Header information storage element 606 may be, for example, a set of registers and/or another type of volatile or non-volatile data storage medium.

In one embodiment, both the function packet length and the router packet length are included in each function packet header. A function that produces a function packet obtains the router packet length from a table of pre-stored router packet lengths, in one embodiment. This "router packet length table" is initially configured to assign router packet lengths to each function. For example, the pre-stored router packet length information may indicate the same or different router packet lengths for any or all of the various functions and/or I/O interfaces from which DRA 600 may receive function packets.

In another embodiment, the router packet length may not be included in a function packet header. Instead, with knowledge of what function sent the function packet, the header parser and generator module 608 may access a router packet length table to determine the router packet length. In this embodiment, the router packet length table may be stored in header information storage element 606, in a computing module or elsewhere.

The router packet lengths associated with the various functions are configurable, in one embodiment, by enabling the values within the router packet length table to be updated. This enables the latency and/or router packet bandwidth usage to be adjusted, from time to time, by updating the router packet lengths for selected ones of the supported functions and/or I/O interfaces.

In one embodiment, the router packet length table is initially configured to default values that conform to acceptable end-to-end latency requirements. In another embodiment, a feedback process monitors system performance parameters (e.g., latency and/or bandwidth usage), and the router packet lengths are dynamically adjusted to improve the performance parameters based on the feedback information.

5

10

15

20

25

30

Header parser and generation module 608 produces a router packet header based on the header information. In one embodiment, the router packet header includes fields for a router packet length, among other things. The router packet is provided to router packet formation module 610.

Router packet formation module 610 receives the router packet header, and forms a first router packet. In one embodiment, this involves concatenating the router packet header with a fragment of the function packet that is stored in data buffer 604. The first fragment includes all or a segment of the function packet header. The router packet formation module 610 sends the router packet out over router interface 612 to the router. This router packet is a first packet within a set of associated router packets.

The router packet formation module 610 determines whether the entire function packet has been re-packetized into one or more router packets. If not, then the router packet formation module 610 repeats the process of concatenating a router packet header with a next fragment of the function packet, as extracted from data buffer 604, and sending out a next router packet of the set of associated router packets. When the last fragment is packetized into a router packet, then the process is completed. In one embodiment, if the last fragment is less than the router packet data field size, then the last packet may be smaller than the preceding packets. In other embodiments, the remainder of the field is padded with zeros, a determinable pattern, or random data. In such an embodiment, additional information may be included in the packet header to enable a receiver to determine how much padding may exist within a packet.

The foregoing discussion gives one embodiment of how a function packet is fragmented into a set of associated router packets. Below, a discussion is given of how a set of associated router packets are re-assembled to produce a re-assembled function packet.

In one embodiment, an incoming router packet is received over a router interface 620 by header removal module 622. Header removal module 622 strips off the router packet header, and stores the data portion of the packet into data buffer 624. In one

embodiment, data buffer 624 is a FIFO buffer. In another embodiment, the router packet header is not stripped off by header removal module 622, but instead is stored along with the function packet information in the data buffer 624 for subsequent removal by a different processing module or PBC element.

5

10

15

20

25

30

If the received router packet is a first packet of a set of associated router packets, then the data portion of the router packet includes a function packet header, in one embodiment. As a remainder of router packets within the set of associated router packets is received, a remainder of the data within the original function packet is re-assembled within the data buffer 624. The data within the data buffer 624 is sent out over PBC element interface 626 to the destination PBC element. Accordingly, the set of associated router packets is processed to create a re-assembled function packet.

Figure 7 is a flowchart of a procedure for generating a set of associated router packets, in accordance with an embodiment of the inventive subject matter. In one embodiment, the method is performed substantially by a DRA (e.g., DRA 600, Figure 6).

The method begins, in block 702, by receiving a function packet from a source, such as an accelerator or I/O interface, for example. An example of a function packet is illustrated in Figure 8, which further illustrates conversion of a function packet 800 into a set of associated router packets 802, 804, 806, in accordance with an embodiment of the inventive subject matter.

Function packet 800 includes a header field 810 and a function data field 812. In one embodiment, information within header field 800 indicates the function packet length and/or the router packet data length. The indication of the function packet length can be, for example, a value that indicates the total function packet length or a value that indicates the function data field length. Similarly, the indication of the router packet data length can be, for example, a value that indicates the total router packet length or a value that indicates the router data field length. As would be obvious to one of skill in the art based on the description herein, other values alternatively could be used to indicate the function packet length and/or the router packet data length, in various embodiments. In still other embodiments, either or both the function packet length and/or the router packet data length are not indicated in the function packet header.

Referring again to Figure 7, in block 704, a set of associated router packets is generated. In one embodiment, each router packet may have a router packet data length

that is less than or equal to a function packet length. The set of associated router packets are generated as follows, in one embodiment:

a) the function packet length and the router packet data length are determined from the function packet header (e.g., header 810, Figure 8). In an alternate embodiment, the router packet data length is determined based on pre-stored configuration information and the identity or type of the source function or I/O interface that produced the function packet;

5

10

15

20

25

30

- b) in one embodiment, a register is initialized to the function packet length;
- c) after an amount of the function packet has been received, having a length that is equal to or greater than the router packet data length, a segment (e.g., segment 816, Figure 8) of the function packet is selected. The segment has a segment length that is less than or equal to the router packet data length, in one embodiment;
- d) a router packet (e.g., packet 802) is generated, which includes a header (e.g., header 814) and the segment (e.g., segment 816);
- e) a determination is made, in one embodiment, whether any more function packet information remains to be packetized. In one embodiment, this is accomplished by using arithmetic logic to subtract the router packet data field length from the current value within the previously-initialized register (see step b, above). After subtracting the router packet data field length, arithmetic logic may then update the register to hold the decremented value. Comparator logic may evaluate the decremented value to determine whether any segments of function packet information remain to be selected for repacketization. In one embodiment, if the decremented value is greater than zero, then at least one segment remains to be selected;
- f) any next segments (e.g., data segments 818, 820, Figure 8) that remain in the function packet are repeatedly extracted, and other router packets (e.g., packets 804, 806) are repeatedly generated until substantially all of the function packet has been included in the set of associated router packets (e.g., packets 802, 804, 806).

Referring again briefly to Figure 7, the set of associated router packets is sent to a source router, in block 706, for delivery to a destination router. One or more intermediate routers may exist between the source router and the destination router. In one embodiment, each router packet may be sent as it is being generated, as soon as its generation is completed, or after generation of the entire set of associated packets to be completed. After sending the set of associated router packets, the method ends.

Figures 7 and 8 illustrated the functioning of a DRA (e.g., DRA 600, Figure 6) when it receives a function packet from a PBC element (e.g., an accelerator or I/O interface), and fragments the function packet into a set of multiple, associated router packets that are subsequently sent to a router. In various embodiments, DRA is also capable of receiving a set of associated router packets, and processing the set of packets to generate a re-assembled function packet. This process is further described in reference to Figures 9 and 10.

5

10

15

20

25

30

Figure 9 is a flowchart of a procedure for generating a re-assembled function packet, in accordance with an embodiment of the inventive subject matter. In one embodiment, the method is performed substantially by a DRA (e.g., DRA 600, Figure 6).

The method begins, in block 902, by receiving a set of associated router packets from a destination router. An example of a set of router packets is illustrated in Figure 10, which further illustrates conversion of a set of router packets 1002, 1004, 1006 into a reassembled function packet 1000, in accordance with an embodiment of the inventive subject matter.

Each router packet 1002, 1004, 1006 includes a router packet header field (e.g., field 1014) and a function packet segment field (e.g., field 1018). In one embodiment, information within header field 1014 indicates the function packet length and/or the router packet data length. In another embodiment, the function packet length is not indicated in the router packet header.

Referring again to Figure 9, in block 904, a re-assembled function packet is generated. In one embodiment, the re-assembled function packet length is equal to the router packet data length. The re-assembled function packet is generated as follows, in one embodiment:

- a) the function packet length and the router packet data length are determined from a router packet header (e.g., header 1014, Figure 10);
 - b) in one embodiment, a register is initialized to the function packet length;
- c) a function packet segment (e.g., segment 1016, Figure 10) is extracted from a router packet (e.g., packet 1002) of the set of associated packets;
- d) a re-assembled packet (e.g., packet 1000) is at least partially generated, which includes the extracted segment (e.g., segment 1016), positioned within the function packet at the appropriate location;

e) a determination is made, in one embodiment, whether any more function packet segments remain to be extracted from any other received router packets. In one embodiment, this is accomplished by using arithmetic logic to subtract the router packet data field length from the current value within the previously-initialized register (see step b, above). After subtracting the router packet data field length, arithmetic logic may then update the register to hold the decremented value. Comparator logic may evaluate the decremented value to determine whether any function packet segments remain to be extracted from the received router packets. In one embodiment, if the decremented value is greater than zero, then at least one segment remains to be extracted;

5

10

15

20

25

30

f) any next segments (e.g., segments 1018, 1020, Figure 10) that have not been reassembled into the function packet are repeatedly extracted until substantially all of the function packet information has been included in the function packet (e.g., packet 1000).

Referring again briefly to Figure 9, the function packet is sent to its destination (e.g., an accelerator or I/O interface), in block 906. In one embodiment, no part of the function packet is sent until the entire packet has been re-assembled. In another embodiment, the function packet may begin to be sent as soon as the header (e.g., header 1010, Figure 10) has been completed. After sending the function packet, the method ends.

The foregoing description of specific embodiments reveals the general nature of the inventive subject matter sufficiently that others can, by applying current knowledge, readily modify and/or adapt it for various applications without departing from the generic concept. Therefore such adaptations and modifications are within the meaning and range of equivalents of the disclosed embodiments. The phraseology or terminology employed herein is for the purpose of description and not of limitation. Accordingly, the inventive subject matter embraces all such alternatives, modifications, equivalents and variations as fall within the spirit and broad scope of the appended claims.

The operations described above, with respect to the methods illustrated and described herein, can be performed in a different order from that disclosed. Also, it will be understood that, although some methods are described as having an "end," they may be continuously performed.

The various procedures described herein can be implemented in hardware, firmware or software. A software implementation can use microcode, assembly language code, or a higher-level language code. The code may be stored on one or more volatile or non-volatile computer-readable media during execution or at other times. These

computer-readable media may include hard disks, removable magnetic disks, removable optical disks, magnetic cassettes, flash memory cards, digital video disks, Bernoulli cartridges, RAMs, ROMs, and the like. Accordingly, a computer-readable medium, including those listed above, may store program instructions thereon to perform a method, which when executed within an electronic device, result in embodiments of the inventive subject matter to be carried out.

5

CLAIMS

What is claimed is:

5 1. A method comprising:

generating a set of associated router packets from a function packet received from a function packet source, wherein each router packet has a router packet data length that is less than or equal to a function packet length; and

sending the set of associated router packets to a router.

- 10 2. The method of claim 1, further comprising:
 - receiving the function packet from the function packet source, wherein the function packet includes a function packet header and function data.
 - 3. The method of claim 1, further comprising: receiving a function packet header from the function packet source, wherein the
- function packet header indicates the function packet length and the router packet data length.
 - 4. The method of claim 1, further comprising:
 - receiving a segment of the function packet from the function packet source;
 - determining whether the segment of the function packet has a length at least equal
- 20 to the router packet data length; and

if the segment of the function packet does have the length at least equal to the router packet data length, proceeding to generate a router packet that includes the segment of the function packet.

5. The method of claim 1, wherein generating the set of associated router packets comprises:

determining the function packet length and the router packet data length from a function packet header.

5 6. The method of claim 1, wherein generating the set of associated router packets comprises:

determining the function packet length from pre-stored function packet length information that can be different from function-to-function.

7. The method of claim 6, further comprising:
manually re-configuring the pre-stored function packet length information.

10

25

- 8. The method of claim 6, further comprising:
 dynamically adjusting the pre-stored function packet length information based on
 system performance measurements.
- 9. The method of claim 1, wherein generating the set of associated router packets comprises:

selecting a next segment of the function packet, wherein the next segment has a segment length that is related to the router packet data length;

generating a router packet, which includes the next segment; and repeatedly selecting the next segment and generating the router packet until all of the function packet has been included in the set of associated router packets.

10. The method of claim 9, wherein generating the set of associated router packets comprises:

generating a router packet header, which indicates the router packet data length.

11. The method of claim 1, wherein sending the set of associated router packets comprises:

sending the set of associated router packets to a source router for delivery toward a destination router.

12. A method comprising:

5

15

20

25

receiving a set of associated router packets from a router, wherein each router packet has a router packet data length, and a header of a router packet indicates a function packet length that is larger than or equal to the router packet data length;

re-assembling a function packet from the set of associated router packets; and sending the function packet to a function packet destination.

13. The method of claim 12, further comprising:

removing the router packet header of each packet of the set of associated router packets.

10 14. The method of claim 12, wherein sending the function packet comprises:

sending the function packet when a quantity of re-assembled router packet data is equal to the function packet length.

15. A method comprising:

a source adaptor generating a set of associated router packets from a function packet received from a function packet source, wherein each router packet has a router packet data length that is less than or equal to a function packet length;

the source adaptor sending the set of associated router packets to a source router; the source router sending the set of associated router packets toward a destination router;

the destination adaptor receiving the set of associated router packets from the destination router;

the destination adaptor generating a re-assembled function packet from the set of associated router packets; and

the destination adaptor sending the re-assembled function packet to a function packet destination.

16. The method of claim 15, wherein generating the set of associated router packets comprises:

determining the function packet length and the router packet data length;

selecting a next segment of the function packet, wherein the next segment has a segment length that is less than or equal to the router packet data length;

generating a router packet, which includes the next segment;

repeatedly selecting the next segment and generating the router packet until all of the function packet data has been included in the set of associated router packets.

17. The method of claim 15, wherein generating the re-assembled function packet comprises:

removing a router packet header of each packet of the set of associated router packets.

10 18. An apparatus comprising:

15

20

a first data buffer, which is operable to receive a function packet from a function packet source;

a router packet formation module, which is operable to generate a set of associated router packets from the function packet, wherein each router packet has a router packet data length that is less than or equal to a function packet length; and

a router interface, which is operable to send the set of associated router packets to a router.

- 19. The apparatus of claim 18, further comprising:
- a second data buffer, which is operable to receive a different set of associated router packets and re-assemble a function packet; and
- a packet-based communications element interface, which is operable to send a reassembled function packet to a function packet destination.
- 20. The apparatus of claim 18, further comprising at least one antenna, which is operable to provide an interface between an air interface and the apparatus.
- 25 21. An apparatus comprising:

at least one router, which is operable to communicate with other routers using packet-based communications; and

multiple processing elements, wherein selected ones of the multiple processing elements include

at least one adaptor, operably connected to a router, which is operable to generate a set of associated router packets from a function packet received from a function packet source, wherein each router packet has a router packet data length that is less than or equal to a function packet length, and to send the set of associated router packets to a router, and

at least one function packet source, operably connected to the adaptor.

22. The apparatus of claim 21, wherein an adaptor comprises:

5

10

15

20

25

a first data buffer, which is operable to receive the function packet from the function packet source;

a router packet formation module, which is operable to generate the set of associated router packets from the function packet; and

a router interface, which is operable to send the set of associated router packets to the router.

23. The apparatus of claim 22, wherein the adaptor further comprises:

a second data buffer, which is operable to receive a different set of associated router packets and re-assemble a second function packet; and

a packet-based communications element interface, which is operable to send a reassembled function packet to a function packet destination.

- 24. The apparatus of claim 21, further comprising at least one antenna, which is operable to provide an interface between an air interface and the apparatus.
 - 25. A computer-readable medium having program instructions stored thereon to perform a method, which when executed within an electronic device, result in:

generating a set of associated router packets from a function packet received from a function packet source, wherein each router packet has a router packet data length that is less than or equal to a function packet length; and

sending the set of associated router packets to a router.

26. The computer-readable medium of claim 25, wherein execution of the method further results in:

determining the function packet length and the router packet data length from a function packet header;

selecting a next segment of the function packet, wherein the next segment has a segment length that is related to the router packet data length;

5

10

generating a router packet, which includes the next segment; and repeatedly selecting the next segment and generating the router packet until all of the function packet has been included in the set of associated router packets.

27. The computer-readable medium of claim 26, wherein execution of the method further results in:

receiving a second set of associated router packets from the router;
re-assembling a second function packet from the second set of associated router
packets; and

sending the second function packet to a function packet destination.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10

INTERNATIONAL SEARCH REPORT

Intermenal Application No PCT/US2005/010379

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H04L12/56 H04L29/06

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols) $IPC \quad 7 \qquad H04L$

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-In	cernal	e and, whole placeds, essential to asset,	,	
C. DOCUME	NTS CONSIDERED TO BE RELEVANT			
Category °	Citation of document, with indication, where appropriate, of the rele	vant passages	Relevant to claim No.	
X	EP 1 315 335 A (AT&T CORP) 28 May 2003 (2003-05-28) paragraph '0010!; figure 1b paragraph '0023! - paragraph '002 figure 5 paragraph '0038! - paragraph '003	,	1–27	
·	- 	/		
X Furth	er documents are listed in the continuation of box C.	Patent family members are listed in	n annex.	
 "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed Date of the actual completion of the international search		 *T' later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X' document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y' document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *&' document member of the same patent family Date of mailing of the international search report 		
1 September 2005 Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016		14/09/2005 Authorized officer Eraso Helguera, J		

INTERNATIONAL SEARCH REPORT

Intermediate No PCT/US2005/010379

	PCT/US2005/010379
ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
CHANDRANMENON G P ET AL: "RECONSIDERING FRAGMENTATION AND REASSEMBLY" PROCEEDINGS OF THE 17TH ANNUAL ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING.PODC 1998. PUERTO VALLARTA, MEXICO, JUNE 28 - JULY 2, 1998, ACM SIGACT SIGMOD SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING, NEW YORK, NY: ACM, US, 28 June 1998 (1998-06-28), pages 21-29, XP002921718 ISBN: 0-89791-877-7 page 25 - page 27	1-27
GILFEATHER P ET AL: "Fragmentation and high performance IP" PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM., PROCEEDINGS 15TH INTERNATIONAL SAN FRANCISCO, CA, USA 23-27 APRIL 2001, LOS ALAMITOS, CA, USA, IEEE COMPUT. SOC, US, 23 April 2001 (2001-04-23), pages 1690-1697, XP010544583 ISBN: 0-7695-0990-8 page 1693, left-hand column, paragraph 4	1,15,18, 21,25
STEVENS W R ED - STEVENS ET AL: "TCP/IP Illustrated, IP FRAGMENTATION" TCP/IP ILLUSTRATED. VOL. 1: THE PROTOCOLS, PROFESSIONAL COMPUTING SERIES, READING, MA: ADDISON WESLEY, US, vol. VOL. 1, 1994, pages 148-151, XP002264955 ISBN: 0-201-63346-9 the whole document	1,15,18, 21,25
POSTEL ISI J: "The TCP Maximum Segment Size and Related Topics" IETF STANDARD, INTERNET ENGINEERING TASK FORCE, IETF, CH, November 1983 (1983-11), XP015006868 ISSN: 0000-0003 page 6, paragraph 6 - page 7, paragraph 5	1,15,18, 21,25
	CHANDRANMENON G P ET AL: "RECONSIDERING FRAGMENTATION AND REASSEMBLY" PROCEEDINGS OF THE 17TH ANNUAL ACM SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING, PODC 1998. PUERTO VALLARTA, MEXICO, JUNE 28 – JULY 2, 1998, ACM SIGACT. – SIGMOD SYMPOSIUM ON PRINCIPLES OF DISTRIBUTED COMPUTING, NEW YORK, NY: ACM, US, 28 June 1998 (1998–06–28), pages 21–29, XP002921718 ISBN: 0-89791-877-7 page 25 – page 27 GILFEATHER P ET AL: "Fragmentation and high performance IP" PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM., PROCEEDINGS 15TH INTERNATIONAL SAN FRANCISCO, CA, USA 23–27 APRIL 2001, LOS ALAMITOS, CA, USA, IEEE COMPUT. SOC, US, 23 April 2001 (2001–04–23), pages 1690–1697, XP010544583 ISBN: 0-7695–0990–8 page 1693, left-hand column, paragraph 4 STEVENS W R ED — STEVENS ET AL: "TCP/IP Illustrated, IP FRAGMENTATION" TCP/IP ILLUSTRATED. VOL. 1: THE PROTOCOLS, PROFESSIONAL COMPUTING SERIES, READING, MA: ADDISON WESLEY, US, vol. VOL. 1, 1994, pages 148–151, XP002264955 ISBN: 0-201-63346-9 the whole document POSTEL ISI J: "The TCP Maximum Segment Size and Related Topics" IETF STANDARD, INTERNET ENGINEERING TASK FORCE, IETF, CH, November 1983 (1983–11), XP015006868 ISSN: 0000-0003

INTERNATIONAL SEARCH REPORT Information on patent family members

Intermediation No PCT/US2005/010379

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 1315335	Α	28-05-2003	US CA DE EP	2003152058 A1 2412038 A1 60204835 D1 1315335 A1	14-08-2003 19-05-2003 04-08-2005 28-05-2003